Q.P. Co	de:	16EC5508													R16
Reg. I															
SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS) M.Tech I Year I Semester (R16) Regular Examinations January 2017 HARDWARE SOFTWARE CO-DESIGN (VLSI)															
Time: 3	(For Students admitted in 2016 only) Time: 3 hours Max. Marks: 60 (Answer all Five Units 5 X 12 = 60 Marks) UNIT-I														
Q.1	55							•						2M	
	 Discuss various steps involved in generic Co-design methodology using flow diagram OR 												10M		
Q.2	, , ,										4M				
	b.	Demonstrate FSMD model for capturing the behavior of Co-synthesis system using an example 81 UNIT-II												s 8M	
Q.3	a.				chited	ture	that	can I	be us	sed ir	n co	ntro	l doi	minate	ed 6M
	b.	applications Write short notes on mixed and less specialized systems OR												6M	
Q.4	a.			fferent											8M
	b.	Identify different memory component specialization techniques 4N													4M
Q.5	a.												6M		
	Environment for embedded systems b. Discuss various compiler validation techniques												6M		
Q.6	a.	Descr	iha ti	raditio	nal et	one ir		OR nilatic	'n						6M
Q.0	b.													6M	
Q.7	a. b.														6M 6M
Q.8	a. b.														6M 6M
Q.9	a. b.	Discuss various system level specification schemes 6N													6M 6M
Q.10	a. b.	Contrast Master slave to distributed co-simulation models												6M 6M	
							*** 🗖	ND **	**						

*** END ***